Introduction
It is well known that Insulated Gate Bipolar Transistor (IGBT) requires the short-circuit protections which protect the IGBT from the thermal destruction caused by the high power dissipation during the short-circuit condition. [1] [2] Various fault protection circuits of IGBT such as current sensing scheme, de-saturation detection and V GE detection have been reported. [2] The fault protection circuit usually focuses the short-circuit protection while the improvement of avalanche capability has not been considered. [3] However, the IGBT may experience the temporary avalanche breakdown during the inductive load switching due to the failure of free wheeling diode so that the avalanche energy should be considered together. [4] In order to increase the avalanche energy of IGBT besides the protection of the IGBT from short-circuit, we have already proposed the 600V PT-IGBT with protection circuit employing the lateral pull-down MOSFET and floating p-well voltage detection. [3] [4] The chip area of lateral pull-down MOSFET should be increased to supply the enough current to the pull-down resistor in order to decrease the gate voltage of IGBT during the fault condition, so that the total area of protection circuit is increased to ensure the stable pull-down operation.
The purpose of this work is to propose a novel protection circuit of 1200V PT-IGBT employing the pull-down lateral IGBT (LIGBT) instead of lateral MOSFET in order to minimize the total area of protection circuit because the current handing capability of lateral IGBT (LIGBT) is better than that of lateral MOSFET due to the bipolar operation of IGBT. [5] We have also verified the floating p-well voltage saturation of the 1200V PT-IGBT according to cell pitch in order to protect the gate oxide of the pull-down transistor. 1200V PT-IGBT employing the protection circuit is fabricated using the planar IGBT process without any other additional mask. The forward I-V and blocking characteristics, switching and short-circuit behaviors are successfully measured. Fig. 1 shows the cross-sectional view of fabricated devices. The pull-down lateral IGBT (M P ) and poly-Si resistor (R G ) are fabricated with the main IGBT using the same process.
Fault Sensing Scheme
[3] M P is isolated from the main IGBT. Fig. 2 Fig. 1 The cross-sectional view of the conventional IGBT(a) and the IGBT with the protection circuit using the proposed floating p-well voltage detection scheme(b) and the equivalent circuit
Experimental Results
As shown in Fig. 2 (b) , the floating p-well voltage of main IGBT (voltage of G P ) without pull-down circuit is saturated while the collector voltage (V CE ) increases. The saturation voltage of G P decreases as the gate length (L G ) is decreased due to the decrease of minority carriers in the adjacent floating p-well because the voltage of G P is proportional to the minority carrier density in the adjacent floating p-well. The current path of injected minority carriers from p+ collector is moved from the adjacent floating p-well under the gate oxide to the bottom of p+ well as the distance between the floating p-well and p+ emitter becomes shortened. [4] Fig. 2 (c) shows that the voltage of G P does not increase above V TH of M P under the forward blocking state which avoids the false detection of faults and gate oxide failure of M P . The voltage of G P also decreases under the forward blocking state as the L G is decreased due to the improved curvature of depletion boundary. [4] The forward voltage drop of the proposed IGBT at the 100 A/cm 2 is rather increases by 0.1V compared to that of conventional IGBT due to the JFET resistance.
[4] Fig. 3 shows that I C is decreased by the turn-on of M P when the voltage of G P increases above the V TH of M P . 
Conclusion
We have successfully fabricated and verified a new protection circuit employing the pull-down LIGBT and floating p-well voltage sensing scheme. The experimental results show that the proposed protection circuit successfully protects the 1200V PT-IGBT by sensing the fault signal of floating p-well during both hard switching fault (HSF) and fault under load (FUL) conditions with reducing the total chip area of protection circuit. The width of the pull-down transistor is considerably reduced from 2000 um to 200 um by replacing the lateral MOSFET with the lateral IGBT. The floating p-well voltage saturation decreases as the gate length is reduced. The optimum cell pitch of the IGBT protects the gate oxide breakdown of protection circuit without the clamp of the pull-down transistor.
